ISSCC 2023 Tutorials

All-digital PLLs From Fundamental Concepts to Future Trends

Akihide Sai Toshiba Corporation

Live Q&A Session: Feb. 19, 2023,

T5: All-digital PLLs : From fundamental concepts to future trends

© 2023 IEEE International Solid-State Circuits Conference

Self-introduction

Akihide Sai

- □ M.D. in EE from Waseda Univ., Tokyo, 2004
- □ R&D Fellow with Toshiba Corp.
 - Now within LiDAR R&D Group as Project Leader
 - 19 years in Toshiba Corp.
- □ Interests in high-performance mixed-signal circuit
 - Digital/analog phase-locked loops(PLLs)
 - Low power transceivers
 - Automobile LiDAR SoCs



Motivation of Tutorial



- Recently, Phase-Locked Loop (PLL) has become more and more indispensable. Almost all components for Cyber-Physical IoT systems (GPU/CPU, data center, wireline/wireless...) need PLL for system clocking, data recovery, RF mixing!
- □ First of all, grasp basic of frequency synthesis including PLL, and then analyze the principle and benefit of **Digital-PLL**, with the technique evolution trend.
- □ Finally, try to analyze and predict the **future evolution trend**.

Outline

- Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- □ Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

Outline

Background of Frequency Synthesis

- Design Challenges for Jitter, Phase noise, Lock up
- □ Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- □ Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

Frequency synthesis: Applicative constraints



Period Jitter and Frequency Noise

- Period Jitter : 1-cycle fluctuation expressed in time domain
- **Frequency Noise : 1-cycle fluctuation** expressed in **frequency domain**

Period jitter [sec rms]

Frequency Noise [dBc/Hz]



Phase Jitter and Phase Noise

- Phase Jitter : long-term fluctuation expressed in time domain
 - : long-term fluctuation expressed in phase domain



T5: All-digital PLLs : From fundamental concepts to future trends

Phase Noise

Free-running Oscillator

- Open-loop free-running oscillator is most simple clock generation
- □ Voltage Controls Oscillator Frequency → VCO (Voltage Controlled Oscillator)



Free-running VCO



Issues with Free-running Oscillator

- Poor phase noise and jitter performance of VCO
 - No feedback controls enable jitter to diverge to infinity!



Issues with Free-running Oscillator

- Poor frequency accuarcy
 - Oscillation frequency can easily change with PVT variation



Amplifier: How to Create Accurate Output?

□ Negative feedback can generate accurate output in voltage domain

Key points are **large feedforward gain A**, and **feedback factor** β



PLL: How to Create Accurate Clock?

- □ **Phase-domain negative feedback** can generate accurate output ?
 - Accurate' means low phase noise and high frequency accuracy



PLL: How to Create Accurate Clock?

- □ Feedback is constrained to clock division ratio
- □ Feedforward gain over the frequency spectrum determines PLL performance



Type-I Analog PLL

□ Type-I PLL has one integrator of VCO frequency-to-phase conversion



Type-I Analog PLL



Type-II Analog PLL

□ Type-II PLL has additional integrator of charge pump and loop filter



Type-II Analog PLL

□ Type-II PLL suppresses VCO phase noise by 2nd-order HPF



Loop BW Design Consideration (1/3)



PLL Jitter Figure-of-Merit(FoM)



T5: All-digital PLLs : From fundamental concepts to future trends

PLL Performance Trend(~2005)



Loop BW Design Consideration (2/3)



- □ Narrow-loop-BW PLL can behave as noise filter for dirty input signal
- □ Lock-up responsivity is proportional to loop BW
 - Type-I has better stability than that of type-II PLL

T5: All-digital PLLs : From fundamental concepts to future trends

A. Sai

Amplifier Design Trade-off

□ Key factors are **feedforward gain, gain BW, feedback factor.**



PLL Design Trade-off

□ Key factors are **loop gain & BW, Type-I/II & VCO selection.**



PLL Performance Trend(~2022)



Outline

- □ Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- □ Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

Integer-N vs Fractional-N Operation (1/2)





Integer-N vs Fractional-N Operation (2/2)





Loop BW Design Consideration (3/3)

- □ Narrow loop BW is effective for fractional spurs
 - However, around 10kHz-cut-off analog filter is required, if spur frequency and attenation are 100kHz and 20dB, respectively



Outline

- □ Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- □ Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

Innovation: All-Digital PLL



- Free from Analog-filter and Divider
- Great benefit from CMOS scalability
 - Chip-area and Power shrinking, Low development cost
 - Robustness to PVT variation

All-Digital PLL: Operation

DCO phase quantization of TDC much mitigates spur periodicity



Outline

- □ Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- □ Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

All-Digital PLL: TDC Operation (1/3)

TDC quantizes \$\Delta_E\$ using inverter delay, \$T_{delay,}\$ as LSB(Least Significant Bit)
\$\Delta_E\$ is calculated from DCO Rise/Fall transition data sampled by delayed REF

All-Digital PLL: TDC Operation (2/3)

□ PVT variation of inverter delay causes significant Full-Scale(FS) Error
All-Digital PLL: TDC Operation (3/3)



PVT variation of inverter delay causes significant Full-Scale(FS) Error
TDC Error normalization using DCO period average circuit fixes the problem

All-Digital PLL: Type-II Digital Filter



- Small Area, Process scalability
- Software programmed PLL loop: Gentle transition from type-I to type-II

All-Digital PLL: Z to S-domain Model

□ All-digital PLL can realize the same STF/NTF as Type-II analog PLL



All-Digital PLL: Poor TDC Noise



TDC noise performance critically limits All-Digital PLL

TDC Quantization Noise(QN) and Non-Linearity(NL) are converted to spurs or noise concentrated at fractional frequency away from PLL carrier

Challenge: High-Resolution TDC



Time Amp(TA) [Lee,JSSC'09]

- □ VDL time resolution can be enhanced from Td to |Td1-Td2|
- □ TA can amplify time difference using meta-stability of latch

Challenge: High-Resolution TDC



Pros: Low QN Cons: Power hungry

Time Amp(TA) [Lee,JSSC'09]

□ However, multiple circuits operated at DCO output speed are needed

PLL Performance Trend(~2010)



T5: All-digital PLLs : From fundamental concepts to future trends

Outline

- □ Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- □ Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

Advanced Digital PLL(Divider-based)



Down-speeded DCO output make large benefit for TDC

Great benefit from CMOS scalability is still maintained

- Chip-area and Power shrinking, Low development cost
- Robustness for PVT variation

Outline

- □ Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- □ Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

Time Stored TDC

□ Time-Stored type TDC can improve QN and NL by using voltage resolution



Time Stored TDC: Single-slope



Charge-pump NL and full-scale error cancellation by sharing current source
Counter is shared with that of AD-PLL integer-phase for power reduction

Time Stored TDC: Gated Ring Oscillator(GRO)



- **TDC QN becomes first order noise shaped**
 - e[k] = Phase Error[k] + q[k] q[k-1]
 - Leverages PLL STF filtering to achieve improvement in resolution

A. Sai

Time Stored TDC: Gated Ring Oscillator(GRO)



[Hsu,ISSCC'08]

Major performance(CMOS 130nm)

- :6.0ps Resolution
 - :3.45mW Power
- :50MS/s Sample-rate
 - Calibration
 - :No
- TDC Resolution is proportional to an effective stage-delay
- Effective stage delay per stage is reduced from 35ps to 6ps by leveraging edges from several previous delay stages

Delta-Sigma Modulator($\Delta \Sigma M$) Q-Noise



T5: All-digital PLLs : From fundamental concepts to future trends

$\Delta \Sigma M$ Q-Noise Cancellation(QNC) (1/2)



ΔΣ Q-noise is greatly suppressed without analog mismatch

Benefit from Down-speeded DCO output is still maintained

Easy to use Time-Stored type and improve QN and NL of TDC

$\Delta \Sigma M$ Q-Noise Cancellation(QNC) (2/2)



Phase error due to ΔΣ is predictable by accumulating ΔΣ quantization error
Correlator out is accumulated and filtered to achieve scale factor

Divider-based Digital PLL: QNC & GRO



Divider-based Digital PLL: Single-Slope TDC



PLL Performance Trend(~2015)





T5: All-digital PLLs : From fundamental concepts to future trends

Outline

- □ Background of Frequency Synthesis
- Divider-less All-Digital PLL
 - Basic and Fundamentals
 - Noise analysis & Performance enhancement techniques

Divider-based Digital PLL

- Basic and Fundamentals
- High performance TDCs and ΔΣM Q-Noise Cancellation
- Performance Trends analysis thorough DTC introduction
- □ Future Trend Prediction
- □ Summary & conclusions

Innovation: Digital-to-Time Converter



DTC can make TDC dynamic range very narrow

ΔΣ Q-noise suppression and down-speeded DCO are maintained

• ΔΣ Quantization error is canceled by simple LMS without analog mismatch

DTC: High Resolution Divider Function



ΔΣ Q-noise and required TDC input range are reduced by DTC time resolution
However, DTC gain "g" must be adjusted so that the full scale becomes 2π

DTC: Gain Calibration



DTC delay gain "g" is estimated from TDC error information in background

Outline

- □ Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- □ Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)

Advanced Digital PLL

- Basic and Fundamentals
- High performance TDCs and Fractional Spur Cancellation Techniques
- Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

DTC based-Digital PLL: Recent Papers(1/2)



DTC based-Digital PLL: Recent Papers(2/2)



PLL Performance Trend(~2020)



T5: All-digital PLLs : From fundamental concepts to future trends

Outline

- □ Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- □ Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- □ Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- Future Trend Prediction
- □ Summary & conclusions

Recent Trend: Bang-bang Digital PLL



DTC enables to use ultimate form of 1-bit TDC, bang-bang PD

Bang-bang Digital PLL: Recent Papers(1/2)



Bang-bang Digital PLL: Recent Papers(2/2)



PLL Performance Trend(~2022)



T5: All-digital PLLs : From fundamental concepts to future trends

Digital PLL Evolution Summary



Digital MDLL using DTC/Bang-bang PD



PLL Performance Trend(~2022)



A. Sai

T5: All-digital PLLs : From fundamental concepts to future trends
PLL Performance Trend(2023~)



T5: All-digital PLLs : From fundamental concepts to future trends

Outline

- □ Background of Frequency Synthesis
 - Design Challenges for Jitter, Phase noise, Lock up
- □ Basic All-Digital PLL
 - Fractional-N Operation, Spurious Tones
 - Digital Implementation
 - Time-to-Digital Converter (TDC)
- □ Advanced Digital PLL
 - Basic and Fundamentals
 - High performance TDCs and Fractional Spur Cancellation Techniques
 - Performance Trends Analysis
- □ Future Trend Prediction
- □ Summary & conclusions

Summary

- □ Frequency synthesis and PLL has become more and more indispensable for recent growing demand of IoT systems.
- PLL is phase-domain feedback system to generate accurate frequency/phase output ; major applicative constraints and design challenges are fractional-N operation with low jitter, low phase noise, and low fractional spur.
- All digital PLL is major breakthrough in frequency synthesis; greatly mitigates tradeoff between loop bandwidth and area penalty of loop filter
- Advanced digital PLL with divider and DTC continue to improve jitter FoM by cancelling ΔΣM Q-Noise and by making required TDC dynamic range very narrow; ultimate TDC implementation is 1-bit bang-bang phase detector.
- While bang-bang digital PLL with divider and DTC continues being mainstream, it must be taken into consideration that bang-bang digital MDLL benefit much from CMOS process scaling.

Papers to See This Year

Session 4 Relevant Papers:

- □ 4.2: good example of ring-VCO based analog PLL
- □ 4.3 and 4.5: good example of DTC-based bang-bang digital PLL

Session 14 Relevant Papers:

- □ 14.1: Fractional-N MDLL with excellent DTC NL cancellation
- □ 14.2: Innovative DTC INL Calibration technique using auxiliary PLL

Right PLL in the Right place !!!

□ Key factors are **TDC**, **DTC**, **Divider**, **DCO selection**, **Digital/Analog**.

