
Calibration Techniques in ADCs

Ahmed M. A. Ali
Analog Devices, Inc.

Live Q&A Session: Feb. 13, 2021, 8:20-8:40am, PST

Self Introduction


- B.SC. and M.Sc. from Ain Shams University in Cairo, Egypt
- Ph.D. from the University of Pennsylvania
- Fellow at Analog Devices
- Work on high-speed data converters and digital-assistance algorithms
- Author of “High Speed Data Converters”, published in 2016 by the Institution of Engineering & Technology (IET)



Outline

- Introduction to data converters
- Performance metrics of data converters
- Pipelined ADCs and their non-idealities
- Some ADC calibration techniques (Digitally assisted A/D converters)
 - Impairments of pipelined ADCs as an example of multi-step ADCs
 - Correlation-based (dither-based) calibration techniques


Data Converters





Applications



Data Converters (Multi-Disciplinary)



A/D Converter (ADC)




Sampling Rate: $f_s = 1/T_s$

Resolution N : $\Delta = V_{FS}/2^N$

Ideal A/D Converter Quantizer

- ADC Output = $\left[\frac{2^N V_{in}}{2V_{Ref}} \right]$
 - Where:
 - $[x]$ is the integer value closest to x
 - N is the number of bits
 - V_{in} is the analog input signal
 - V_{Ref} is the ADC reference voltage
 - Usually in fully differential ADCs:
 - $V_{FS} = 2V_{Ref}$
 - The step size Δ is given by:
 - $\Delta = V_{FS}/2^N$



PERFORMANCE METRICS

Common ADC Performance Metrics

- Sampling Rate
 - Resolution
 - Signal-to-Noise Ratio (SNR)
 - Signal-to-Noise-and-Distortion Ratio (SNDR or SINAD)
 - Noise Spectral Density (NSD)
 - Spurious-Free Dynamic Range (SFDR)
 - Total Harmonic Distortion (THD)
 - Inter-modulation Distortion (IMD)
 - Integral Non-linearity (INL)
 - Differential Non-linearity (DNL)
 - Offset error
 - Gain Error
 - Bit-Error-Rate (BER)
 - Power consumption
 - Clock jitter
 - Input bandwidth
 - Input impedance
 - Input full-scale range
- Define the converter

Signal-to-Noise Ratio[1]


- SNR/SINAD are defined as the ratio of the signal power to the noise power excluding DC:

- $\text{SNR (dBc)} = 10\log(\text{Signal Power} / \text{Noise Power})$
- $\text{SINAD/SNDR (dBc)} = 10\log(\text{Signal Power} / (\text{Noise} + \text{Distortion Power}))$

- $\text{SNR (dBFS)} = 10\log(\text{ADC FS Power} / \text{Noise Power})$
- $\text{SINAD/SNDR (dBFS)} = 10\log(\text{ADC FS Power} / (\text{Noise} + \text{Distortion Power}))$

- NSD is the noise spectral density in dB/Hz:


- $\text{NSD} = -\text{SNR} - 10\log(f_s/2)$



Spurious-Free-Dynamic-Range [1]

$$SFDR(\text{dBc}) = 10 \log \left(\frac{\text{Signal Power}}{\text{Worst Harmonic or Spur Power}} \right)$$


$$SFDR(\text{dBFS}) = 10 \log \left(\frac{\text{ADC Full Scale Power}}{\text{Worst Harmonic or Spur Power}} \right)$$



Ideal Quantizer

Shown:

- Offset = 0
 - Gain error = 0
 - DNL = 0
 - INL = 0
-
- The DNL and INL capture the deviation of the transfer characteristic from the ideal stair-case



Non-Ideal Quantizer

Shown:


- Offset
- Gain error
- DNL
- INL

- Poor large signal non-linearity (INL)
- Poor small signal non-linearity (DNL)

$$DNL(j) = \frac{V_{ref(j)} - V_{ref(j-1)}}{LSB} - 1$$


$$INL(j) = \frac{V_{ref(j)} - V_{ref(j)_{Ideal}}}{LSB}$$

$$INL(j) = \sum_{i=1}^j DNL(i)$$




INL with Inter-stage Gain Error [1]

Direction of missing codes




INL with Sub-LSB Error [1]




PIPELINED ADCS

Flash A/D Converter

- ❑ Compares input to all threshold levels simultaneously
- ❑ Very high speed ($f_s \sim \text{GS/s}$):
- ❑ Not efficient for high resolutions:
 - Area & Power $\propto 2^N$
- ❑ Limited accuracy: ($\approx 6\text{bit}$)
- ❑ For higher resolutions, **multi-step** ADCs are usually used




Pipelined A/D Converter



NON-IDEALITIES IN PIPELINED ADCS


Inter-stage Gain Errors

- ❑ In pipeline and pipe-SAR ADCs
- ❑ Due to non-ideal gain in the inter-stage amplifier
- ❑ Leads to breaks in the transfer characteristics





Inter-stage Gain Errors

- ❑ In pipeline and pipe-SAR ADCs
- ❑ Due to non-ideal gain in the inter-stage amplifier
- ❑ Leads to breaks in the transfer characteristics



INL with Inter-stage Gain Error [1]

Direction of missing codes





$$n1 \sim 3, n \sim 13$$
$$SFDR \sim 6n + 3n1 \sim 87\text{dB}^*$$

* H. Pan and A.A. Abidi, "Spectral Spurs due to Quantization in Nyquist ADCs," *IEEE Trans. Circuits and Systems-I: Regular Papers*, 51(8), pp. 1422–1438, August 2004.



Example: FFT with IGE Errors [1]

SNR~75dB, SFDR~86dB



$n1 \sim 3, n \sim 13$
 $SFDR \sim 6n + 3n1 \sim 87dB$

Effect of INL Sawtooth Error on SFDR* At 0dBFS, SFDR \sim 86dB





$n_1 \sim 3, n \sim 13$
SFDR $\sim 6n + 3n_1 \sim 87$ dB

* A.M.A. Ali, *High speed data converters*, Institution of Engineering and Technology (IET), London, UK, 2016.

Effect of INL Sawtooth Error on SFDR*

At -6dBFS, SFDR \sim 84dB





$n_1 \sim 2, n \sim 13$
SFDR $\sim 6n + 3n_1 \sim 84$ dB

* A.M.A. Ali, *High speed data converters*, Institution of Engineering and Technology (IET), London, UK, 2016.

Effect of INL Sawtooth Error on SFDR*

At -18dBFS, SFDR \sim 78dB




$n_1 \sim 0, n \sim 13$
SFDR $\sim 6n + 3n_1 \sim 78$ dB

* A.M.A. Ali, *High speed data converters*, Institution of Engineering and Technology (IET), London, UK, 2016.


First Stage Residue with Stage DAC Error

- In pipeline and pipe-SAR ADCs
- Due to non-idealities in the stage DAC
- Leads to breaks in the transfer characteristics




First Stage Residue with Stage DAC Error

- In pipeline and pipe-SAR ADCs
- Due to non-idealities in the stage DAC
- Leads to breaks in the transfer characteristics




INL Showing DAC Errors [1]




Low Order Harmonic Distortion


- Poor large signal non-linearity
- Harmonic distortion is generated in the frontend
- Third order compressive non-linearity




INL Showing 3rd Order Non-Linearity [1]




FFT Showing HD3 Non-linearity [1]



Memory and kick-back errors [1, 2]



Memory and kick-back errors [1, 2]




CALIBRATION TECHNIQUES: DIGITALLY-ASSISTED CONVERTERS

Why Calibration? Process Scaling

- Digital circuits have become more efficient with process scaling
- Analog circuits get more challenging and can be even less efficient
- In planar processes, finer geometry gives:
 - Faster switches
 - Lower parasitics
- But ...
 - Lower output impedance
 - Lower intrinsic gain
 - Worse dynamic range
- FinFETs are more analog friendly, but are not getting faster
- Digital processing can be used to correct for analog and interleaving non-idealities

Calibration Types and Components

- Using a combination of analog and digital signal processing
- Correction and estimation
- Foreground Calibration
 - Fixed
 - May need an input stimulus
- Background Calibration
 - Converters can measure their own performance without disrupting normal operation and adaptively fix their non-idealities
 - Tracks process, supply, temperature, aging, etc.



Real World Challenges

- Improve performance and lower power consumption
- No disruption to normal operation => background
 - Combine foreground and background calibrations as needed
- Robustness with input amplitude, input frequency, sample rate, supply, temperature, etc.
- Convergence time
- Manufacturability


ADC Impairments

- Quantizer impairments:
 - Inter-stage gain and settling errors (IGE)
 - Inter-stage memory errors (IME)
 - DAC errors
 - Reference errors
 - MDAC amplifier non-linearity
- Sample-and-hold impairments:
 - Kick-back errors
 - Front-end non-linearity
- Interleaving impairments:
 - Offset and gain mismatch errors
 - BW/timing mismatch errors

ADC Impairments

- Quantizer impairments:
 - Inter-stage gain and settling errors (IGE)
 - Inter-stage memory errors (IME)
 - DAC errors
 - Reference errors
 - MDAC amplifier non-linearity
 - Sample-and-hold impairments:
 - Kick-back errors
 - Front-end non-linearity
 - Interleaving impairments:
 - Offset and gain mismatch errors
 - BW/timing mismatch errors
- } Not covered in this tutorial

Digital Error Correction [1]



Calibration Techniques

- Correlation-based (dither-based) calibration [15, 2, 5, 8-11]

- Calibration techniques not covered in this tutorial:
 - Using reference ADC [16, 17]


 - Split ADC method [18]

 - Summing node calibration [3, 14]

 - Using statistical methods [19-21]

Calibration of ADC Impairments [15, 2]


- Quantizer impairments:
 - Inter-stage gain and settling errors (IGE)
 - Inter-stage memory errors (IME)
 - DAC errors
 - Reference errors
 - MDAC amplifier non-linearity
- Sample-and-hold impairments:
 - Kick-back errors
 - Front-end non-linearity
- Interleaving impairments:
 - Offset and gain mismatch errors
 - BW/timing mismatch errors



INL Plot


Calibration of ADC Impairments [15, 2]

- Quantizer impairments:
 - Inter-stage gain and settling errors (IGE)
 - Inter-stage memory errors (IME)
 - DAC errors
 - Reference errors
 - MDAC amplifier non-linearity
- Sample-and-hold impairments:
 - Kick-back errors
 - Front-end non-linearity
- Interleaving impairments:
 - Offset and gain mismatch errors
 - BW/timing mismatch errors




Calibration of ADC Impairments [10, 11, 2]

- Quantizer impairments:
 - Inter-stage gain and settling errors (IGE)
 - **Inter-stage memory errors (IME)**
 - DAC errors
 - Reference errors
 - MDAC amplifier non-linearity
- Sample-and-hold impairments:
 - **Kick-back errors**
 - Front-end non-linearity
- Interleaving impairments:
 - Offset and gain mismatch errors
 - BW/timing mismatch errors




Calibration of ADC Impairments [10, 11, 2]

- Quantizer impairments:
 - Inter-stage gain and settling errors (IGE)
 - **Inter-stage memory errors (IME)**
 - DAC errors
 - Reference errors
 - MDAC amplifier non-linearity
- Sample-and-hold impairments:
 - **Kick-back errors**
 - Front-end non-linearity
- Interleaving impairments:
 - Offset and gain mismatch errors
 - BW/timing mismatch errors




Correlation-Based Calibration




Simplified Multiplying DAC (MDAC)

- The MDAC performs input sampling, DAC, subtraction, and inter-stage amplification
- Show is a 3-bit MDAC with shared capacitances



The IGE/IME Calibration [15, 2, 10, 11]

- ❑ Dither is injected in the MDAC
- ❑ It encounters the IGE and IME errors
- ❑ Correlation is used in the digital domain to estimate the errors
- ❑ Mismatches between the dither path and the signal path can limit accuracy
- ❑ Long convergence time
- ❑ Can be relatively input signal independent



The IGE/IME Calibration [15, 2, 10, 11]

- IGE: $k=0$, IME: $k>0$
- Estimation (for each k separately):

$$Ge_k[n+1] = Ge_k[n] +$$


$$\mu \times D_d[n-k] \times (D_o[n] - \sum_{k=0}^1 (D_o[n-k] \times Ge_k) - D_d[n])$$

- BG Correction:

$$D_{o_cal}[n] = D_o[n] - \sum_{k=0}^1 (D_o[n-k] \times Ge_k) - D_d[n]$$

- FG Correction:


$$D_{o_cal_final}[n] = D_{o_cal}[n] \times Ge_{FG}$$



LMS: Least Mean Square Algorithm

Kick-back Background Calibration [1, 2]

- The kick-back dither caps kick the input similar to the sampling capacitances' kick
- The dither's kick is sampled on the total capacitances and propagates down the pipeline




Kick-back Background Calibration [1, 2]

- The LMS algorithm is used to estimate the gain/correction coefficient Gkb of the dither's kick of the previous sample(s)
- The correction coefficient Gkb is applied to the previous stage-1 flash bits
- Conceptually:


$$Gkb_k[n + 1] = Gkb_k[n] + \mu \times D_d[n - k] \times (D_{out}[n] - D_d[n - k] \times Gkb_k[n])$$

$$D_{out_kbc}al[n] = D_{out}[n] + \sum_{k=1}^{M_{kb}} D_1[n - k] \times Gkb'_k - D_d[n - k] \times Gkb_k$$


Input Amplitude Sweep with IGE (SFDR)




Input Amplitude Sweep with IGE (SNDR)




INL without Kick-back Calibration [1, 2]




INL with Kick-back Calibration [1, 2]



FFT without kick-back calibration




FFT with kick-back calibration




Calibration of ADC Impairments [8, 5]

- Quantizer impairments:
 - Inter-stage gain and settling errors (IGE)
 - Inter-stage memory errors (IME)
 - **DAC errors**
 - **Reference errors**
 - MDAC amplifier non-linearity
- Sample-and-hold impairments:
 - Kick-back errors
 - Front-end non-linearity
- Interleaving impairments:
 - Offset and gain mismatch errors
 - BW/timing mismatch errors




Calibration of ADC Impairments [20, 8, 9, 5]


- Quantizer impairments:
 - Inter-stage gain and settling errors (IGE)
 - Inter-stage memory errors (IME)
 - DAC errors
 - Reference errors
 - MDAC amplifier non-linearity
- Sample-and-hold impairments:
 - Kick-back errors
 - Front-end non-linearity
- Interleaving impairments:
 - Offset and gain mismatch errors
 - BW/timing mismatch errors



Quantization Non-linearity (INL Breaks)





Inter-stage Gain Error (IGE)



DAC/Reference Errors

INL Breaks and Harmonic Distortion (HD)




INL breaks and inter-stage HD

INL breaks, inter-stage and overall HD


Dither-based Non-linearity Calibration [20,8,9,5]

- ❑ $y_1 = f(x + V_d) - \widehat{V}_d$
- ❑ $y_2 = f(x - V_d) + \widehat{V}_d \neq y_1$
- ❑ Error = $y_1 - y_2$
- ❑ Use thresholded LMS-like counting/correlation over half-bounded open intervals to estimate the error
- ❑ Calibrates harmonic distortion




Dither-based Non-linearity Calibration [5]

- $y_1 = f(x + V_d) - \widehat{V}_d$
- $y_2 = f(x - V_d) + \widehat{V}_d \neq y_1$
- Error = $y_1 - y_2$
- Use thresholded LMS-like counting/correlation over half-bounded open intervals to estimate the error
- Calibrates INL breaks




Estimation of Non-linear Coefficients [5]




$$D_{out_cal} = \alpha_1 D_{out} + PWL\left(\sum_{i=2}^j \alpha_i D_{out}^i + \text{higher order terms}\right)$$

Harmonic Distortion Inspection Points [20, 5]

$$\varepsilon_{HD3} = \varepsilon(D_{insp2/3}) \ominus \varepsilon(-D_{insp2/3})$$




$$\varepsilon_{HD2} = \varepsilon(D_{insp2/3}) \oplus \varepsilon(-D_{insp2/3})$$





Dither Added with and without INL Breaks

Inspection Points for INL Breaks



Locating Inspection Points in Real Time [5,4]




Normalized Input

► With Errors


Example of DAC/Ref Non-linearity Calibration

$F_s=3\text{GS/s}$, $\text{SNR}\sim 53\text{dB}$, $\text{SFDR}\sim 55\text{dB}$



Without non-linearity calibration

$F_s=3\text{GS/s}$, $\text{SNR}\sim 60\text{dB}$, $\text{SFDR}\sim 75\text{dB}$



With non-linearity calibration

Papers to See This Year

- Paper 10.7: "A 64GS/s 4x-interpolated 1b Semi-Digital FIR DAC for Wideband Calibration and BIST of RF-Sampling A/D-Converters"
 - Wideband calibration of ADC non-linearity
- Paper 27.3: "A 13.8-ENOB 0.4pF- C_{IN} 3rd-Order Noise-Shaping SAR in a Single-Amplifier EF-CIFF Structure with Fully Dynamic Hardware-Reusing kT/C Noise Cancellation"
 - Foreground DAC calibration
- Paper 27.6: "A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration"
 - Background offset calibration
- Paper 27.2: "14.1 ENOB 184.9 dB FoM Capacitor Array-Assisted Cascaded Charge-Injection SAR ADC"
 - DAC calibration
- Paper 27.7: "A 79dB-SNDR 167dB-FoM Bandpass $\Delta\Sigma$ ADC Combining N-Path Filter with Noise-Shaping SAR"
 - Interleaving and DAC calibration

Conclusion

- Data converters are ubiquitous and an essential building block in modern communication systems. The performance of the converter often decides the performance of the whole system
- Some converter performance metrics and non-idealities were discussed
- Calibration of the IGE, DAC, IME, kick-back, harmonic distortion and INL breaks are examples of using digital signal processing to improve the analog performance
- Digital assistance enables ADC designers to continue building efficient, accurate and fast ADCs as process geometry shrinks

References

- [1] A.M.A. Ali, *High speed data converters*, Institution of Engineering and Technology (IET), London, UK, 2016.
- [2] A.M.A. Ali, et al., "A 14b 1GS/s RF sampling pipelined ADC with background calibration", *J. Solid-State Circuits*, 49, no. 12, pp. 2846-2856, Dec. 2014.
- [3] A.M.A. Ali, et al., "A 16-bit 250-MS/s IF Sampling Pipelined ADC With Background Calibration", *J. Solid-State Circuits*, 45, no. 12, pp. 2602-2612, Dec. 2010.
- [4] A.M.A. Ali, et al., "A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither", *IEEE VLSI Symp.*, 2016.
- [5] A. M. A. Ali et al. "A 12-b 18-GS/s RF Sampling ADC with an Integrated Wideband Track-and-Hold Amplifier and Background Calibration," *IEEE JSSC*, 55 (12), pp. 3210-3224, Dec. 2020.
- [6] S. Devarajan, et al. "A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology", *IEEE JSSC*, 52 (12), pp. 3204-3218, Dec. 2107.
- [7] M. Brandolini et al., "A 5GS/s 150mW 10b SHA-Less Pipelined/SAR Hybrid ADC in 28nm CMOS", *ISSCC Dig. Tech. Papers*, pp. 468-469, Feb. 2015.
- [8] A. Panigada and I. Galton, "A 130mW 100MS/s pipelined ADC with 69dB SNDR enabled by digital harmonic distortion correction", *ISSCC Dig. Tech. Papers*, pp. 162-163, Feb. 2009.
- [9] N. Rakuljic and I. Galton, "Suppression of Quantization-Induced Convergence Error in Pipelined ADCs with Harmonic Distortion Correction", *IEEE Trans. Circuits and Systems I*, 60(3), pp. 593-602, March 2013.
- [10] A.M.A. Ali, "Methods and structures that reduce memory effects in analog-to-digital converters", *US Patent No 6,861,969*. March, 2005.
- [11] J.P. Keane, "Digital Background Calibration for Memory Effects in Pipelined Analog-to-Digital Converters", *IEEE TCAS-I*, March, 2006.

References (cont.)

- [12] A.M.A. Ali and A. Morgan, "Calibration methods and structures for pipelined converter systems", US Patent 8,068,045, November, 2011.
- [13] A.M.A. Ali, et al., "Correlation-based background calibration of pipelined converters with reduced power penalty", US Patent 7,786,910, August, 2010.
- [14] A.M.A. Ali, "Pipelined converter systems with enhanced accuracy", US Patent 7,271,750, September, 2007.
- [15] E. Siragusa and I. Galton, "A Digitally Enhanced 1.8-V 15-bit 40-MSample/s CMOS Pipelined ADC," IEEE J. Solid State Circuits, vol. 39, Dec. 2004.
- [16] S. Sonkusale, et al., "True background calibration technique for pipelined ADC", Electronic Letters, pp. 786-788, 36(9), 2000.
- [17] Y. Chiu et al., "Least Mean Square adaptive digital background calibration of pipelined analog-to-digital converters", IEEE TCAS-I, Jan. 2004.
- [18] J.A. McNeill et al., "Split ADC" Architecture for Deterministic Digital Background Calibration of a 16-bit 1-MS/s ADC", IEEE TCAS-I, Dec., 2005.
- [19] E. Iroaga and B. Murmann, "A 12-Bit 75-MS/s Pipelined ADC Using Incomplete Settling", J. Solid-State Circuits, Vol. 42, no. 4, April 2007.
- [20] B. Murmann and B.E. Boser, "A 12 b 75 MS/s pipelined ADC using open-loop residue amplification", ISSCC Dig. Tech. Papers, pp. 328 – 497, Vol.1, 2003.
- [21] B. Murmann and B.E. Boser, "Digital Domain Measurement and Cancellation of Residue Amplifier Nonlinearity in Pipelined ADCs", IEEE Trans. Inst. Meas., Dec. 2007.