### **Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator**

### Mingoo Seok mgseok@ee.columbia.edu

### February 16, 2020

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 1 0f 79

## **Outline**

#### $\Box$  Motivation

- D Digital vs. Analog LDOs
- $\Box$  Key Specifications
- $\square$  Interim Q/A
- □ State-of-the-Art Digital LDO Architectures
- $\square$  Stability Analysis
- □ Concluding Remarks

## **Outline**

### ■ Motivation

- D Digital vs. Analog LDOs
- $\Box$  Key Specifications
- $\square$  Interim Q/A
- □ State-of-the-Art Digital LDO Architectures
- $\square$  Stability Analysis

#### □ Concluding Remarks

## Conventional Architecture



- $\Box$  Hard to integrate a buck on a chip
- Cores share a single voltage

### Integrated Low-Dropout (LDO) Voltage Regulators



 $\square$  LDO easy to integrate; no large passives  $\Box$  LDO can enable per-core voltage domain  $\Box$  Hard to integrate a buck on a chip Cores share a single voltage

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 5 06 79

## **Outline**

#### $\Box$  Motivation

### **Digital vs. Analog LDOs**

- $\Box$  Key Specifications
- $\square$  Interim Q/A
- □ State-of-the-Art Digital LDO Architectures
- $\square$  Stability Analysis
- □ Concluding Remarks

## *Analog* LDO



□ Analog circuit-based feedback

 $V_a$ : gate voltage  $V_{in}:$  input voltage  $V_{\text{out}}$ : output voltage V<sub>ref</sub>: reference voltage R<sub>load</sub>: load resistance  $C_{\text{out}}$ : output capacitance

*Iload*: load current *Ipwr*: power-FET current  $I_q$ : quiescent current *I<sub>cap</sub>*: capacitor current

## *Digital* LDO



□ Analog circuit-based feedback



D Digital control, sandwiched by ADC and DAC

□ ADC: analog to digital converter, DAC: digital to analog converter

Mingoo Seok **Basics of Digital Low-Dropout (LDO)** Integrated Voltage Regulator 8 of 79

# Analog vs Digital LDOs

#### **Analog LDO**

- $\Box$  Pros
	- High bandwidth for fast transient response
	- High power supply rejection ratio (PSRR)
	- Small output ripple

#### $\square$  Cons

- Complex/bulky analog design
- Limited scalability to low voltage
- Loop gain depends on operating voltage

### **Digital LDO**

### $\Box$  Pros

- No major analog components and synthesizable control
- Scales well for low-voltage operation
- Decouples loop gain from operating voltage
- $\square$  Cons
	- Low bandwidth
	- Low PSRR
	- Large output ripple

# Input Voltage

**Analog LDO Digital LDO**



- $\Box$  Limited V<sub>in</sub> scalability
- $\Box$  Typically,  $V_{in} > 0.6$ -0.7V
- □ A high-speed OP amplifier



- $\Box$  Better V<sub>in</sub> scalability
- $\Box$  0.5V or less

# Power-FET's Source-Gate Voltage  $(V_{sq})$

**Analog LDO Digital LDO**





\n- □ 
$$
V_{sg} = V_{in} - V_g
$$
 between  $V_{in} - V_{th}$  and 0V
\n- □ i.e.,  $V_g$  is analog voltage
\n

 $\Box$  V<sub>sg</sub>=V<sub>in</sub>-V<sub>g</sub>: *either* 0V or V<sub>in</sub>  $\Box$  i.e.,  $V_q$  is digital voltage

## Output Voltage





 $\Box$  If a load needs V<sub>in</sub>-0.1V, we supply V<sub>in</sub>



 $V_{\text{out}} = V_{\text{in}} - 0.05V$  to  $\sim$  0V

- $\Box$  Power FET is in linear to saturation
- □ Wider output voltage range

## Dropout Voltage Requirement





- $\Box$  V<sub>in</sub> set to the highest VDD requirement  $\Box$  An LDO can be bypassed
- $\Box$  Less dropout voltage requirement  $\square$  Support wider output voltage

## **Outline**

#### $\Box$  Motivation

D Digital vs. Analog LDOs

### **Key Specifications**

- $\square$  Interim Q/A
- □ State-of-the-Art Digital LDO Architectures
- $\square$  Stability Analysis

#### $\square$  Concluding Remarks

# Key Specifications

- Silicon area
- $\Box$  Input, reference, and output voltage (V<sub>in</sub>, V<sub>ref</sub>, V<sub>out</sub>)
- $\Box$  Edge time (t<sub>edge</sub>)
- $\Box$  Voltage droop and overshoot (V<sub>droop</sub>, V<sub>overshoot</sub>)
- $\Box$  Response and settling time ( $t_{response}$ ,  $t_{settle}$ )
- $\Box$  Load, quiescent, power-FET, and capacitor current (I<sub>load</sub>, I<sub>q</sub>, I<sub>pwr</sub>, I<sub>cap</sub>)
- $\Box$  Peak current and power efficiency (CE<sub>peak,</sub> PE<sub>peak</sub>)
- $\Box$  Dropout voltage (V<sub>dropout</sub>)
- $\Box$  Power supply rejection ratio (PSRR)
- □ Load regulation performance FoMs: ps FoM and pF FoM
- $\Box$  Maximum and minimum load current (I<sub>load,max</sub>, I<sub>load,min</sub>)
- $\Box$  DAC and ADC number of bits ( $N_{\text{DAC}}$ ,  $N_{\text{ADC}}$ )
- $\Box$  Dead-zone voltage (V<sub>dz</sub>)
- $\square$  DAC step size (V<sub>DAC,ss</sub>)
- IR drop voltage  $(V_{IR})$

## Silicon Area



#### $\Box$  Active components scale better than passive with technology scaling

Mingoo Seok **Basics of Digital Low-Dropout (LDO)** Integrated Voltage Regulator 16 of 79

# Voltage Droop (V<sub>droop</sub>)



- □ V<sub>out</sub>'s maximum *downward* deviation from  $V_{ref}$
- $\Box$  V<sub>droop</sub> is typically targeted to less than 10% of  $\mathsf{V}_{\mathsf{out}}$
- $\square$   $\Delta I_{load,max}$  can be different from  $I_{\text{load,max}}$

# Edge Time (t<sub>edge</sub>)



- $\Box$  t<sub>edge</sub> is a function of the clock period of a load
- $\Box$  1 GHz core  $\rightarrow$  1-ns t<sub>edge</sub>
- $\Box$  2 GHz core  $\rightarrow$  0.5-ns t<sub>edge</sub>

# Response Time (t<sub>response</sub>)



- $\Box$  It is roughly proportional to feedback latency
- $\Box$  In synchronous control, it is proportional to  $t_{c1k}$
- $\Box$  In asynchronous control, it is proportional to circuit latency/delay

# Settling Time (tsettle)



- $\Box$  Time to take for V<sub>out</sub> to settle within less than a small % of  $V_{ref}$  (e.g., +/-0.5%)
- $\Box$  The output can have a ripple

# Voltage Overshoot (V<sub>overshoot</sub>)



- □ V<sub>out</sub>'s maximum *upward* deviation from  $V_{ref}$
- $\Box$  V<sub>overshoot</sub> is typically targeted to less than  $10\%$  of  $V_{\text{out}}$
- $\square$   $\Delta I_{load,max}$  is different from  $I_{\text{load,max}}$

# Current and Power Efficiency (CE, PE)



## Current Efficiency vs. *Peak* Current Efficiency



**□** 99.9% CE<sub>peak</sub> → 1% or less loss for I<sub>load</sub> = 0.1 • I<sub>load, max</sub> to I<sub>load, max</sub> 99.999% CEpeak 1% or less loss for Iload = **0.001∙Iload,max** to Iload,max

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 23 of 79

# Dropout Voltage (V<sub>dropout</sub>)



## Power Supply Rejection Ratio (PSRR)

$$
PSRR = 20 \cdot \log \frac{\Delta V_{out}}{\Delta V_{in}} \quad [dB]
$$



## ps Figure of Merit (ps-FoM)

Pseudo  
\nresponse time

\n
$$
ps\,F oM = t_{response} \cdot \hat{I}_q = \left(\frac{C_{out} \cdot \Delta V_{out}}{\Delta I_{load\_max}}\right) \cdot \left(\frac{I_q}{\Delta I_{load\_max}}\right)
$$
\nPseudo current

\nPseudo current efficiency

- $\Box$  Dynamic load regulation performance
- *This FoM aims to capture the product of the LDO response time and current efficiency*
- $\square$  Smaller is better

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 26 of 79

[Hazucha-JSSC05]

## Caveats for the ps-FoM



- $V_{in}$ , t<sub>edge,</sub> and  $\Delta I_{load,max}$  have a strong impact on FoM.
- ps FoM favors large  $\Delta I_{\text{load,max}}$  $(: p s \text{ } F o M \propto \Delta V_{out}/\Delta I_{load,max}^2)$
- $\Box$  Using a large output capacitor and proportionally increasing  $\Delta I_{\text{load,max}}$ improves ps FoM in a same design
- $\square$  Note  $\Delta I_{load,max}$ , not  $I_{load,max}$
- Ideal to compare designs having similar  $V_{in}$ , t<sub>edge</sub>, and  $\Delta I_{load,max}$

## pF Figure of Merit (pF-FoM)

$$
pF\,F oM = I_q \left( \frac{\Delta V_{out}}{\Delta I_{load\_max} \cdot V_{out}} \right) C_{out}
$$
\nNormalized voltage drop

- $\Box$  Alternative FoM for dynamic load regulation performance
- $\Box$  *How small the voltage droop is at the power* ( $I_q$ ) and area cost ( $C_{out}$ )
- $\square$  Smaller is better
- pF FoM works better to compare LDOs with different  $\Delta I_{load,max}$
- $\Box$  Should use it for designs having similar V<sub>in</sub> and t<sub>edge</sub>

[Kim-JSSC17]

# Maximum Load Current (I<sub>load,max</sub>)

 $Power FET unit current = I<sub>u</sub>$  *If power FETs are*  $\frac{1}{2}$  *If power FETs are sized in the power of 2* load current  $(I_{load_{i}}_{max}) = \sum$  $l=0$  $N_{\text{DAC}} - 1$  $2^{\iota} \cdot I$ 

load current  $(I_{load_{i}}_{max}) = \sum$  $l=0$  $N_{\text{DAC}} - 1$  $2^{\iota} \cdot I$  $Power FET unit current = I<sub>u</sub>$  *If power FETs are sized in the power of 2*  $N_{DAC} = log_2($  $\frac{I_{load,max}}{I_{total}}$  $I_{load,max} = I_u \cdot (2^{NDAC} - 1) \implies N_{DAC} = \log_2(\frac{10aa}{I_u} - 1)$ 

DAC Step Size (VDAC,SS)

 , = � , *resolution (worst-case)* Power FET unit current  $= I_u$ *Output voltage If power FETs are sized in the power of 2* load current  $(I_{load_{i}}_{max}) = \sum$  $l=0$  $N_{\text{DAC}} - 1$  $2^{\iota} \cdot I$  $N_{DAC} = log_2($  $\frac{I_{load,max}}{I_{total}}$  $I_{load,max} = I_u \cdot (2^{NDAC} - 1) \implies N_{DAC} = \log_2(\frac{10aa}{I_u} - 1)$ 

# Minimum Load Current (I<sub>load,min</sub>)

 , = � , *resolution (worst-case)* Power FET unit current  $= I_u$ *Output voltage*   $= I_u \cdot \frac{V_u}{I_u}$  $I_{load,m}$  $= I_u \cdot \frac{V_u}{1}$  $1/r$ .  $= r \cdot V_{q}$ *If power FETs are sized in the power of 2 r=0.01 if targeting VDAC,SS=1% of Vout* load current  $(I_{load_{i}}_{max}) = \sum$  $l=0$  $N_{\text{DAC}} - 1$  $2^{\iota} \cdot I$  $N_{DAC} = log_2($  $\frac{I_{load,max}}{I_{total}}$  $I_{load,max} = I_u \cdot (2^{NDAC} - 1) \implies N_{DAC} = \log_2(\frac{10aa}{I_u} - 1)$ 

# Minimum Load Current (I<sub>load,min</sub>)

 , = � , *resolution (worst-case)* Power FET unit current  $= I_u$ *Output voltage*   $= I_u \cdot \frac{V_u}{I_u}$  $I_{load,m}$  $= I_u \cdot \frac{V_u}{1}$  $1/r$ .  $= r \cdot V_{q}$ *If power FETs are sized in the power of 2 r=0.01 if targeting VDAC,SS=1% of Vout* load current  $(I_{load_{i}}_{max}) = \sum$  $l=0$  $N_{\text{DAC}} - 1$  $2^{\iota} \cdot I$  $N_{DAC} = log_2($  $\frac{I_{load,max}}{I_{total}}$  $I_{load,max} = I_u \cdot (2^{NDAC} - 1) \implies N_{DAC} = \log_2(\frac{10aa}{I_u} - 1)$  $I_{load,min} = I_u \cdot \frac{V_u}{V_u}$  $V_{DAC,SS}$  $= I_u \cdot \frac{V_u}{r}$  $\cdot$  V =  $\frac{1}{2}$  $\sum I$ *e.g., Iload,min=100·Iu for r=0.01*

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 33 of 79

# Clock Frequency  $(f_{c|k})$



- $\Box$  Clock for a synchronous ADC and a controller
- $\Box$  High clock frequency ( $f_{clk}$ ) improves t<sub>response</sub>, t<sub>settle</sub>, V<sub>droop</sub>, and V<sub>overshoot</sub>
- $\Box$  High f<sub>clk</sub> increases I<sub>q</sub>, thus degrading CE

# Output Ripple Size (V<sub>ripple</sub>)



- $\Box$  High  $f_{clk}$  increases V<sub>ripple</sub>
- $\Box$  Because a controller makes a correction before the previous correction is fully applied on a load [Nasir-TPE16]

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 35 of 79

# Output Ripple Size (V<sub>ripple</sub>)


# IR Drop  $(V_{IR})$



□ Parasitic resistance ( $R_{para}$ ) can make  $V_{out} \neq V_{out,far}$ 

- □ *The ADC senses V<sub>out</sub>, not V<sub>out,far</sub>*
- $\Box$  This deviation, V<sub>IR</sub>, grows with I<sub>load</sub>

#### **Outline**

 $\Box$  Motivation

- D Digital vs. Analog LDOs
- $\Box$  Key Specifications

#### **Interim Q/A**

- □ State-of-the-Art Digital LDO Architectures
- $\square$  Stability Analysis

#### $\square$  Concluding Remarks

#### **Outline**

 $\Box$  Motivation

- D Digital vs. Analog LDOs
- $\Box$  Key Specifications
- $\square$  Interim Q/A

#### **State-of-the-Art Digital LDO Architectures**

 $\square$  Stability Analysis

#### $\square$  Concluding Remarks

### Baseline Digital LDO Architecture



Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 40 of 79

### Overview



### Overview



# Integral Control



$$
V_g[k] = i[k]
$$

$$
i[k] = i[k-1] + err[k] \cdot K_l
$$

 $\Box$  i[k] = integration result  $\Box$  err[k] = +1 or -1  $N_I$  = integral gain  $K_I = 1$  for small  $V_{DAC, SS}$  $\Box$  Worst-case  $t_{settle} = \frac{1}{f_{clk}} \cdot 2^{N_{DAC}}$ 

## Multi-bit ADC





$$
N_{ADC} = \log_2(1+1) = 2 \; bit
$$

 $\Box$  Most common

- $N_{ADC} = log_2(4 + 1) = 2.32 \text{ bit}$
- $\Box$  For high-performance control
- $\Box$  V<sub>ref</sub> is between V<sub>ref1</sub> and V<sub>ref2</sub>
- $\square$  Non-uniform quantization is common
- $\Box$  More silicon, power, and references

[Kim-JSSC17]

Mingoo Seok **Basics of Digital Low-Dropout (LDO)** Integrated Voltage Regulator 44 of 79

### Multi-bit ADC with Deadzone



Deadzone  $(V_{DZ})$ : a voltage range where a controller doesn't update its output  $\Box$  No ripple if 0.5⋅V<sub>DAC,SS</sub> < 0.5⋅V<sub>DZ</sub> (V<sub>DAC,SS</sub>: DAC step size) [Kim-JSSC17]

## Multi-bit ADC-based Integral Control



Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 46 of 79

$$
Integral\ Output, i[k] = i[k-1] + K_l \cdot err[k]
$$
  
Proportional\ Output, p[k] = K<sub>P</sub> \cdot err[k]  
Controller\ Output, V<sub>g</sub>[k] = i[k] + p[k]

 $p[k]$  = instantaneous error-gain product (aka proportional control output)

- $\Box$  K<sub>p</sub> set > 1 since it does not affect the DC error (i.e., err[k]=0  $\rightarrow$  p[k]=0)
- $\Box$  Increasing  $K_{\rm p}$ :
	- $V_{\text{droop}}$  and  $t_{\text{response}}$  improvement
	- Stability degradation

[Kim-JSSC17]

# Feedforward Control (aka Initialization)



- Predict the needed amount of additional current  $(I_{\text{cap}})$  by measuring  $V_{\text{out}}$  slope
- $ff[k] =$  the output term of feedforward control
- $LUT =$  look-up table, to avoid multiplication and division [Kim-VLSI18]

### Binary-Search Control



[Salem-JSSC18]

### Overview



# Synchronous, aka Time-Driven (TD)



 $\Box$  The worst-case response time (t<sub>response</sub>) is ~2 clock cycle

- One cycle to wait for the next sampling edge
- One cycle to calculate and update  $V<sub>q</sub>$
- $\Box$  F<sub>s</sub> = 1 MHz  $\rightarrow$  t<sub>response</sub> = 2 µs

### Adaptive LDO Sampling Clock

$$
V_{\text{triple}} \cong \alpha \cdot I_{u} \cdot R_{\text{load}}
$$
, where  $\alpha = 1$  for  $f_{\text{clk}} \ll \frac{I_{\text{load,min}}}{V_{\text{out}} \cdot C_{\text{out}}}$   
if  $I_{\text{load}} = I_{\text{load,max}}$ , then  $f_{\text{clk}}$  can be large  
if  $I_{\text{load}} = I_{\text{load,min}}$ , then  $f_{\text{clk}}$  should be small  
the number of power FETs that  
are turned on

#### $\Box$  Adaptively change f<sub>clk</sub> based on the present I<sub>load</sub> level

[Nasir-TPE16]

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 52 of 79

# Asynchronous (a.k.a. Event-Driven)



# Asynchronous Comparator



- $\Box$  Operating at low supply voltage
- □ Superior latency over synchronous (i.e., clocked) comparator
- Typically worse in the sampling rate and energy consumption per sampling

# Integral Control in Event-Driven Triggering



 $\Box$  Integration with non-uniform triggering requires time interval measurement

 $\Box$  Also, it requires a hardware multiplier

[Kim-JSSC17]

# Challenges in Event-Driven Trigger



- Need to measure the time interval between two events
- $\Box$  Need to have a multiplier
- $\Box$  As V<sub>out</sub> gets closer to V<sub>ref</sub>, the event generation becomes slower
- Called a sticking problem. Bad for  $t_{\text{settle}}$  [Kim-VLSI18]

Mingoo Seok **Basics of Digital Low-Dropout (LDO)** Integrated Voltage Regulator 56 of 79

# Self-Trigger



- $\Box$  Time measurement and multiplication are not needed
- No sticking problem  $\rightarrow$  Improving t<sub>settle</sub>

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 57 of 79

[Kim-VLSI18]

# Domino Trigger





- $\Box$  A comparator output change triggers the next comparator
- $\Box$  Improve  $t_{resonse}$  and  $V_{drop}$  [Kim-VLSI19]

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 58 of 79

### Overview



# Digital PFET



#### $I_{load} \propto (V_{in} - V_g - V_{th}) \cdot (V_{in} - V_{out})$   $I_{load} \propto (V_{in} - V_g - V_{th})^{\alpha}$ Poor PSRR Small V<sub>dropout</sub> Poor PSRR Large  $V_{\text{dropout}}$ **Linear region Saturation region**

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 60 of 79

# Digital NFET



#### **Linear region Saturation region**

$$
I_{load} \propto (V_{g,boosted} - V_{out} - V_{th}) \cdot (V_{in} - V_{out})
$$
\n
$$
I_{load} \propto (V_{g,boost} - V_{out} - V_{th})^{\alpha}
$$
\n
$$
V_{non} \propto (V_{g,boost} - V_{out} - V_{th})^{\alpha}
$$
\n
$$
V_{on} \propto (V_{g,boost} - V_{out} - V_{th})^{\alpha}
$$
\n
$$
V_{on} \propto (V_{g,boost} - V_{out} - V_{th})^{\alpha}
$$
\n
$$
V_{on} \propto (V_{g,boost} - V_{out} - V_{th})^{\alpha}
$$

Mingoo Seok **Basics of Digital Low-Dropout (LDO)** Integrated Voltage Regulator 61 of 79

### Overview



### Parallel Proportional and Integral



 The output of P control is applied w/o waiting for I control  $\Box$  Improve V<sub>droop</sub> and t<sub>response</sub> [Kim-ISSCC17]

### Analog-Assisted Digital



- Digital and analog loop
- *Sharing* the same power FETs
- $\Box$  V<sub>out</sub> droops  $\rightarrow$  V<sub>SSB</sub> droops  $\rightarrow$  V<sub>G</sub> droops  $\rightarrow$  power-FETs are more strongly turned on
- *Performance depends on the gm of power-FETs*
- □ Weaker performance for low-tohigh  $I_{load}$  transition

[Huang-JSSC18]

# Hybrid Digital and Analog



#### *Two sets* of power-FETs

- $\Box$  Coordination between two loops is needed
- $\Box$  Example: i) recovery from a large droop: use digital loop; ii) fine-grained output control & steady state: use analog loop [Liu-ISSCC19]

#### **Outline**

 $\Box$  Motivation

- D Digital vs. Analog LDOs
- $\Box$  Key Specifications
- $\square$  Interim Q/A
- □ State-of-the-Art Digital LDO Architectures

#### **Stability Analysis**

#### $\square$  Concluding Remarks

#### State Space Representation: Error State



Error state: 
$$
err[k] = V_{ref} - V_{out}[k]
$$

\nOutput voltage:  $V_{out}[k+1] = V_{out}[k] + I_{cap}[k] \cdot R_{load} \cdot (1 - e^{-T_s/(R_{load} \cdot C_{out})})$ 

\n
$$
\therefore err[k+1] = V_{ref} - V_{out}[k+1]
$$
\n
$$
= V_{ref} - V_{out}[k] - I_{cap}[k] \cdot A
$$
\nTime interval

\n
$$
= err[k] - (I_{pwr}[k] - I_{load}[k]) \cdot A
$$
\nbinormal form

\ninner interval

\ninterval

\ni.e.,  $1/f_{cik}$ 

#### [Kim-JSSC17]

#### State Space Representation: Error State

 $\mathsf{V}_{\mathsf{in}}$ **C**out Vout LDO Ipwr=i[k]•Iu  $R_{load}$ Icap Ioad Error state:  $err[k] = V_{ref} - V_{out}[k]$ Output voltage:  $V_{out}[k+1] = V_{out}[k] + I_{cap}[k] \cdot R_{load} \cdot (1 - e^{-T_s/(R_{load} \cdot C_{out})})$ Let's define it as *A* ∴  $err[k + 1] = V_{ref} - V_{out}[k + 1]$  $= V_{ref} - V_{out}[k] - I_{cap}[k] \cdot A$  $= err[k] - (I_{pwr}[k] - I_{load}[k]) \cdot A$ Power FET current:  $I_{pwr}[k] = \iota[k] \cdot I$  $I_{load}[k] =$  $V_{out}$ [ $k$ load =  $V_{ref}$  – err[k load Load current:  $\therefore err[k+1] = err[k] - \left( i[k] \cdot I_u - \frac{V_{ref} - err[k]}{R} \right).$ load  $=\left(1 - \frac{1}{R_{1}}\right)$ load  $\cdot$  A  $\left[ err[k] - (I_u \cdot A) \iota[k] + \right]$  $V_{\eta}$ load  $\ddot{\phantom{0}}$ Time interval b/w two samples, i.e.,  $1/f_{\text{clk}}$ 

#### [Kim-JSSC17]

#### State Space Representation: Integral Control State

 $\mathsf{V}_{\mathsf{in}}$ **C**<sub>out</sub> Vout LDO Ipwr=i[k]•Iu Rload Icap Ioad

Error state equation: 
$$
err[k + 1] = \left(1 - \frac{1}{R_{load}} \cdot A\right) err[k] - (I_u \cdot A)i[k] + \frac{V_{ref}}{R_{load}} \cdot A
$$

\nIntegral control state  $i[k + 1] = i[k] + K_i \cdot err[k]$ 

\nequation:

\n
$$
\begin{bmatrix}\nerr[k + 1] \\
i[k + 1]\n\end{bmatrix} = \begin{bmatrix}\n1 - \frac{1}{R_{load}} \cdot A & -I_u \cdot A \\
K_u \cdot A & -I_u \cdot A \\
\end{bmatrix} \begin{bmatrix}\nerr[k] \\
i[k]\n\end{bmatrix} + \begin{bmatrix}\n\frac{V_{ref}}{R_{load}} \cdot A \\
\frac{V_{ref}}{R_{load}} \cdot A\n\end{bmatrix}
$$

load

 $K_i$  1

[Kim-JSSC17]

Mingoo Seok Basics of Digital Low-Dropout (LDO) Integrated Voltage Regulator 69 of 79

 $\lfloor k + 1 \rfloor$ 

 $\boldsymbol{0}$ 

#### State Space Representation: Stability Condition

Van		
LDO	Error state equation: $err[k+1] = \left(1 - \frac{1}{R_{load}} \cdot A\right) err[k] - (I_u \cdot A)i[k] + \frac{V_{ref}}{R_{load}} \cdot A$	
Cap	load	Integral control state $i[k+1] = i[k] + K_i \cdot err[k]$
Count	Read	matrix: $[k+1] = \left[1 - \frac{1}{R_{load}} \cdot A - I_u \cdot A\right] \left[ err[k]\right] + \left[ \frac{V_{ref}}{R_{load}} \cdot A\right]$
Count	Read	matrix: $[k+1] = \left[1 - \frac{1}{R_{load}} \cdot A - I_u \cdot A\right] \left[ err[k]\right] + \left[ \frac{V_{ref}}{R_{load}} \cdot A\right]$
Stable if [eigenvalue] < 1		

#### [Kim-JSSC17]

 $\bf{V}$ 

#### State Space Representation: Results



#### **Outline**

 $\Box$  Motivation

- D Digital vs. Analog LDOs
- $\Box$  Key Specifications
- $\square$  Interim Q/A
- □ State-of-the-Art Digital LDO Architectures
- $\square$  Stability Analysis

#### **Concluding Remarks**
#### Papers to See This Year

Session 25 Relevant Papers:

- □ 25.1: A Fully Synthesizable Distributed and Scalable All-Digital LDO in 10nm **CMOS**
- □ 25.2: A 480mA Output-Capacitor-Free Synthesizable Digital LDO Using CMP-Triggered Oscillator and Droop Detector with 99.99% Current Efficiency, 1.3ns Response Time and 9.8A/mm2 Current Density
- □ 25.3: A 65nm Edge-Chasing Quantizer-Based Digital LDO Featuring 4.58ps-FoM and Side-Channel-Attack Resistance

Session 32 Relevant Papers:

- □ 32.4: A 0.4-to-1.2V 0.0057mm<sup>2</sup> 55fs-Transient-FoM Ring-Amplifier-Based Low-Dropout Regulator with Replica-Based PSR Enhancement
- □ 32.5: A Scalable and PCB-Friendly Daisy-Chain Approach to Parallelize LDO Regulators with 2.613% Current-Sharing Accuracy Using Dynamic Element Matching for Integrated Current Sensing

# Key References

#### **Referred in the slides**

- **[Kim-VLSI19]** Sung J. Kim, et al., "A 0.5-1V Input Event-Driven Multiple Digital Low-Dropout-Regulator System for Supporting a Large Digital Load," IEEE Symposium on VLSI Circuits (VLSI), 2019
- **[Hazucha-JSSC05]** Peter Hazucha, et al., "Area-efficient linear regulator with ultra-fast load regulation," IEEE Journal Solid-State Circuits (JSSC), vol. 40, no. 4, pp. 933–940, Apr. 2005
- **[Kim-JSSC17]** Doyun Kim, et al., "A Fully-Integrated Digital Low-Drop-Out Regulator based on Event-Driven Explicit-Time-Coding Architecture," IEEE Journal of Solid-State Circuits (JSSC), 2017
- **[Nasir-TPE16]** Saad B. Nasir, et al., "All-Digital Low-Dropout Regulator With Adaptive Control and Reduced Dynamic Stability for Digital Load Circuits," in IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 8293-8302, Dec. 2016.
- **[Okuma-CICC10]** Yasuyuki Okuma et al., "0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS," IEEE Custom Integrated Circuits Conference 2010, San Jose, CA, 2010, pp. 1-4.
- **[Kim-VLSI18]** Doyun Kim, et al., "0.5V-VIN, 165-mA/mm2 Fully-Integrated Digital LDO based on Event-Driven Self-Triggering Control," IEEE Symposium on VLSI Circuits (VLSI), 2018
- **[Salem-JSSC18]** Loai G. Salem, et al., "A Successive Approximation Recursive Digital Low-Dropout Voltage Regulator With PD Compensation and Sub-LSB Duty Control," in IEEE Journal of Solid-State Circuits, vol. 53, no. 1, pp. 35-49, Jan. 2018.
- **I** [Kim-ISLPED17] Sung J. Kim, et al., "Comparative Study and Optimization of Synchronous and Asynchronous Comparators at Near-threshold Voltages," ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2017
- **[Huang-JSSC18]** Mo Huang, et al., "An Analog-Assisted Tri-Loop Digital Low-Dropout Regulator," in IEEE Journal of Solid-State Circuits, vol. 53, no. 1, pp. 20-34, Jan. 2018.
- **[Liu-ISSCC19]** Xiaosen Liu et al., "14.7 A Modular Hybrid LDO with Fast Load-Transient Response and Programmable PSRR in 14nm CMOS Featuring Dynamic Clamp Tuning and Time-Constant Compensation," 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 234-236.

- Y. Okuma, et al., "0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS", CICC 2010, paper 11.5.
- $\square$  J. F. Bulzacchelli et al., "Dual-loop system of distributed microregulators with high DC accuracy, load response time below 500 ps, and 85-mV dropout voltage," JSSC, Apr. 2012, pp. 863–874.
- C. Chiu et al., "A 0.6 V resistance-locked loop embedded digital low dropout regulator in 40 nm CMOS with 77% power supply rejection improvement," Symp. VLSI Circuits 2013, pp. 166–167.
- D Y. H. Lee et al., "A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm SoC for MIPS performance improvement," JSSC, Apr. 2013, pp. 1018–1030.
- □ S. Gangopadhyay, et al., "A 32 nm embedded, fully-digital, phase-locked low dropout regulator for fine grained power management in digital circuits," JSSC, Nov. 2014, pp. 2684–2693.
- E. Fluhr et al., "The 12-Core POWER8™ Processor With 7.6 Tb/s IO Bandwidth, Integrated Voltage Regulation, and Resonant Clocking," JSSC, Jan. 2015, pp. 10-23.
- S. Nasir, et al., "A 0.13μm Fully Digital Low-Dropout Regulator with Adaptive Control and Reduced Dynamic Stability for Ultra-Wide Dynamic Range", ISSCC 2015, paper 5.6.
- $\Box$  F. Yang and et al., "A 0.6–1 V input capacitor-less asynchronous digital LDO with fast transient response achieving 9.5 b over 500 mA loading range in 65-nm CMOS," ESSCIRC 2015, pp. 180–183.
- □ F. Yang and et al., "Fast-transient asynchronous digital LDO with load regulation enhancement by soft multi-step switching and adaptive timing techniques in 65-nm CMOS," CICC 2015, paper 19.4.
- S. Nasir, et al., "All-Digital Low-Dropout Regulator With Adaptive Control and Reduced Dynamic Stability for Digital Load Circuits," Trans. Power Electron., Dec 2016, pp. 8293-8302.
- □ Y. Li, et al., "A 0.45-to-1.2-V fully digital low-dropout voltage regulator with fast-transient controller for near/subthreshold circuits," Trans. Power Electron., Sep. 2016, pp. 6341–6350.
- K. Luria, J. Shor, M. Zelikson, and A. Lyakhov, "Dual-mode low-drop-out regulator/power gate with linear and on–off conduction for microprocessor core on-die supply voltages in 14 nm," JSSC, Mar. 2016, pp. 792–762.

- D. Kim, et al., "Fully Integrated Low-Drop-Out Regulator Based on Event-Driven PI Control", ISSCC 2016, paper 8.2.
- □ Y. Lee, et al., "A 200mA Digital Low-Drop-Out Regulator with Coarse-Fine Dual Loop in Mobile Application Processors", ISSCC 2016, paper 8.3.
- □ S. Nasir, et al., "A 130 nm hybrid low dropout regulator based on switched mode control for digital load circuits," ESSCIRC 2016, pp. 317–320.
- D. Kim, et al., "A Fully Integrated Digital Low-Dropout Regulator Based on Event-Driven Explicit Time-Coding Architecture", JSSC, Nov. 2017, pp. 3071-3080.
- □ Y.-J. Lee et al., "A 200-mA digital low drop-out regulator with coarse fine dual loop in mobile application processor," JSSC, Jan. 2017, pp. 64–76.
- D W. Tsou, et al., "Digital Low-Dropout Regulator with Anti PVT-Variation Technique for Dynamic Voltage Scaling and Adaptive Voltage Scaling Multicore Processor", ISSCC 2017, paper 20.2.
- L. Salem, et al., "A 100nA-to-2mA Successive-Approximation Digital LDO with PD Compensation and Sub-LSB Duty Control Achieving a 15.1ns Response Time at 0.5V", ISSCC 2017, paper 20.3.
- □ M. Huang, et al., "An Output-Capacitor-Free Analog-Assisted Digital Low-Dropout Regulator with Tri-Loop Control", ISSCC 2017, paper 20.4.
- D. Kim, et al., "A 0.5V-VIN 1.44mA-Class Event-Driven Digital LDO with a Fully Integrated 100pF Output Capacitor", ISSCC 2017, paper 20.6.
- A. Fahmy, et al., "A synthesizable time-based LDO using digital standard cells and analog pass transistor," ESSCIRC 2017, pp. 271-274.
- R. Muthukaruppan, et al., "A digitally controlled linear regulator for per-core wide-range DVFS of atom™ cores in 14nm tri-gate CMOS featuring non-linear control, adaptive gain and code roaming," ESSCIRC 2017, pp. 279-278.
- T. Mahajan, et al., "Digitally Controlled Voltage Regulator Using Oscillator-based ADC with fast transient-response and wide dropout range in 14nm CMOS", CICC 2017, paper 25.3.

- D. Kim, et al., "0.5V-VIN, 165-mA/mm2 Fully-Integrated Digital LDO based on Event-Driven Self-Triggering Control", Symp. VLSI Circuits 2018, paper 10.4.
- L. Salem, et al., "A Successive Approximation Recursive Digital Low-Dropout Voltage Regulator With PD Compensation and Sub-LSB Duty Control," JSSC, Jan. 2018, pp. 35-49.
- M. Huang, et al., "An Analog-Assisted Tri-Loop Digital Low-Dropout Regulator," JSSC, Jan. 2018, pp. 20-34.
- S. Nasir, et al., "Switched-Mode-Control Based Hybrid LDO for Fine-Grain Power Management of Digital Load Circuits," JSSC, Feb. 2018, pp. 569-581
- □ C. Gonzalez, et al., "The 24-Core POWER9 Processor With Adaptive Clocking, 25-Gb/s Accelerator Links, and 16-Gb/s PCIe Gen4," JSSC, Jan. 2018, pp. 91-101.
- X. Ma, et al., "A 0.4V 430nA Quiescent Current NMOS Digital LDO with NAND-Based Analog-Assisted Loop in 28nm CMOS", ISSCC 2018, paper 18.4.
- S. Kundu, et al., "A Fully Integrated 40pF Output Capacitor Beat-Frequency-Quantizer-Based Digital LDO with Built-In Adaptive Sampling and Active Voltage Positioning", ISSCC 2018, paper 18.5.
- □ Y. Lu, et al., "A 500mA Analog-Assisted Digital-LDO-Based On-Chip Distributed Power Delivery Grid with Cooperative Regulation and IR-Drop Reduction in 65nm CMOS", ISSCC 2018, paper 18.6.
- L. Salem, et al., "A Sub-1.55mV-Accuracy 36.9ps-FOM Digital-Low-Dropout Regulator Employing Switched-Capacitor Resistance", ISSCC 2018, paper 18.7.
- J. Lin, et al., "A High-Efficiency and Fast-Transient Digital-Low-Dropout Regulator with the Burst Mode Corresponding to the Power-Saving Modes of DC-DC Switching Converters", ISSCC 2018, paper 18.8.
- J. Tang, et al., "A 0.7V Fully-on-Chip Pseudo-Digital LDO Regulator with 6.3μA Quiescent Current and 100mV Dropout Voltage in 0.18-μm CMOS," ESSCIRC 2018, pp. 206-209.
- Y. Lim, et al., "A 320µV-Output Ripple and 90ns-Settling Time at 0.5V Supply Digital-Analog-Hybrid LDO Using Multi-Level Gate-Voltage Generator and Fast-Decision PD Detector," ESSCIRC 2018, pp. 210-213.

- S. Kudva, et al., "A Switching Linear Regulator Based on a Fast-Self-Clocked Comparator with Very Low Probability of Metastability and a Parallel Analog Ripple Control Module", CICC 2018, paper 6.5.
- S. Kim, et al., "A 0.5-1V Input Event-Driven Multiple Digital Low-Dropout-Regulator System for Supporting a Large Digital Load", Symp. VLSI Circuits 2019, paper 12.3.
- H. Krishnamurthy, et al., "A Variation-Adaptive Integrated Computational Digital LDO in 22nm CMOS with Fast Transient Response", Symp. VLSI Circuits 2019, paper 12.1.
- J. Lee, et al., "A 0.5V-VIN, 0.29ps-Transient-FOM, and Sub-2mV-Accuracy Adaptive-Sampling Digital LDO Using Single-VCO-Based Edge-Racing Time Quantizer", Symp. VLSI Circuits 2019, paper 12.4.
- S. Choi, et al., "A Quasi‐Digital Ultra‐Fast Capacitor‐less Low‐Dropout Regulator Based on Comparator Control for x8 Current Spike of PCRAM systems", Symp. VLSI Circuits 2018, paper 10.3.
- S. Kundu, et al., "A Fully Integrated Digital LDO With Built-In Adaptive Sampling and Active Voltage Positioning Using a Beat-Frequency Quantizer," JSSC, Jan. 2019, pp. 109-120.
- X. Sun, et al., "A 0.6-to-1.1V Computationally Regulated Digital LDO with 2.79-Cycle Mean Settling Time and Autonomous Runtime Gain Tracking in 65nm CMOS", ISSCC 2019, paper 14.5.
- S. Li, et al., "A 745pA Hybrid Asynchronous Binary-Searching and Synchronous Linear-Searching Digital LDO with 3.8×105 Dynamic Load Range, 99.99% Current Efficiency, and 2mV Output Voltage", ISSCC 2019, paper 14.6.
- X. Liu, et al., "A Modular Hybrid LDO with Fast Load-Transient Response and Programmable PSRR in 14nm CMOS Featuring Dynamic Clamp Tuning and Time-Constant Compensation", ISSCC 2019, paper 14.7.
- D Y. Lu, et al., "A Single-Controller-Four-Output Analog-Assisted Digital LDO with Adaptive-Time-Multiplexing Control in 65-nm CMOS", ESSCIRC 2019, pp. 289-292.
- B. Nguyen, et al., "A Sub-1V Analog-Assisted Inverter-Based Digital Low-Dropout Regulator with a Fast Response Time at 25mA/100ps and 99.4% Current Efficiency", CICC 2019, paper 9.5.

- □ M. Huang, et al., "An Analog-Proportional Digital-Integral Multi-Loop Digital LDO with Fast Reponse, Improved PSR and Zero Minimum Load Current", CICC 2019, paper 9.6.
- X. Wang, et al., "A Charge-Pump-based LDO Employing an AC-Coupled High-Z Feedback Loop Towards a sub-4fs FoM and a 105,000x Stable Dynamic Current Range", CICC 2019, paper 9.7.
- □ M. Perez, et al., "Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14nm SOI CMOS", CICC 2019, paper 9.8.
- J. Kang, et al., "Time-Based Digital LDO Regulator with Fractionally Controlled Power Transistor Strength and Fast Transient Response", ASSCC 2019, paper 4.4.