

Seamlessly Blending Analog and Digital

# TUTORIAL

# Specifying & Testing ADCs Aaron Buchwald, PhD



Mobius Semiconductor Inc.



# Let's Get Started: What Should I Measure?



Does someone have a list of specs?



# List of Specifications

ADC Specs (some)
Offset
Gain Error
Missing Codes
INL
DNL
SNR
SFDR
THD
SNDR
NPR
MTPR
IM2
IM3
IP3
ERBW
BER
Aperture uncertainty
Aperture delay
Power
FoM



OK. Lets NOT

I'm more concerned with debug, understanding and gaining insight to improve the next generation of designs rather than just verifying information on someone's data sheet



3

Specifying and Testing ADCs

# **Puzzle Solvers**

- ADC Testing is like solving a puzzle
  - Methodically and calmly extract and analyze data
  - Design experiments to isolate problems
  - Similar to solving mysteries, or determining a diagnosis
- One big difference with respect to puzzles in ADC testing you don't know, a priori, if a "solution" exists







# First Lesson: ADC Testing Starts in the Beginning

Know your specs and metrics

Know how to measure them



"How many times did I say it, Harold? How many times? 'Make sure that bomb shelter's got a can opener—ain't much good without a can opener,' I said."

Specifying and Testing ADCs

Know how to observe and control all key aspects of the circuit for debug & optimization

Gary Larson, *The Complete Far Side* 1980-1994 (2 vol set) Andrews McMeel Publishing; 1st edition (October 2003). ISBN-10: 0740721135



5



180 Seconds of Philosophizin'

# 1<sup>st</sup> Silicon Success

- First-Silicon Success
  - To the audience: Who here gets first silicon success all the time?
  - Raise your hand
- Optimal specification for every application
  - Audience: Who here knows the set of specifications to achieve optimal system performance at minimal cost area and power?
  - Raise your hand
- Welcome to the real world
  - You people who answered, "Yes" can leave
  - This course is for the rest of us who occasionally encounter problems and need to test and debug

Specifying and Testing ADCs

# The "Worked in First-Silicon" Lie

Goals are

7

- Solve existing problems, most efficiently
- Tools cost several \$100k, manyear ~ \$300-500k
  - A year of simulation is not necessarily a good idea
- New issues are only discovered when trying something new
- New techniques only get invented when trying something new



"Hey! Look what Zog do!"

Gary Larson, The Complete Far Side 1980-1994 (2 vol set) Andrews McMeel Publishing; 1st edition (October 2003). ISBN-10: 0740721135



# Testing and Specifying are In "The Real World"



# Testing and Specifying are In "The Real World"



It was at that precise moment Stanley realized that he may very well be a brain in a vat.



# Philosophy of Science: What is Knowledge?

## Brain in a Vat



The idea that we can leave our vulnerable bodies while preserving relevance, learning, reality, and meaning has permeated society

Internet social networking Long distance learning



I used to work here monocom



Making These



They make this



Specifying and Testing ADCs

# **Disconnect from Reality in IC Design Industry**

### Brain in a Vat



**Fabless Semiconductor** companies with hierarchical design groups and more reliance on CAD tools means very few people actually make the vital connection with reality



"The difference between the mathematical mind and the perceptive mind: the reason that mathematicians are not perceptive is that they do not see what is before them..... the mind .... does it tacitly, naturally, and without technical rules.

-- Pascal



11

# Spend Some Time on the Dark Side



# The Path to Enlightenment: Specs, Design & Testing



Staying in the comfort-zone between 90° and -90° without entering into the world of testing and specifying limits any real progress

The path to progress is like a DNA spiral. By traversing the circle from 0<sup>o</sup> to 360<sup>o</sup> many times, we gradually ascend





# Requirements Differ in Various Systems: Narrowband



# What are the Important Specifications?



ISSCC 2010 Tutorial





# Harmonic Content Example







# **DC Testing: INL**





# DC Testing: DNL & Missing Codes





 $INL(n) = \sum_{0}^{n} DNL(m) = \frac{V_{n} - nV_{LSB}}{V_{LSB}}$ 





# **RMS** Quantization Noise



$$ENOB = \frac{SNDR_{dB} - 1.76}{6.02}$$



Specifying and Testing ADCs



# Limitations Due to Timing Jitter for Sine Input















# **Blackman Windowing**













Specifying and Testing ADCs



68

Specifying and Testing ADCs

# Information from Shuffle Plot: Aperture Jitter



# **Optimal Curve Fit**



# Stochastic Estimation: Histogram Techniques





# A Little bit of Math in the "Bathtub" 1 of 2



# A Little bit of Math in the "Bathtub" 2 of 2





# Histogram Technique vs. Sample Size











# Frequency





















Specifying and Testing ADCs



Specifying and Testing ADCs

# Space Discussed Thus Far

	A	ADC Specs (some)			
	e	Offset			
	G	Gain Error			
	4	Aissing Codes			
	#	NE			
	E	ONL			
	Ş				
	Ę	FDR		Make sure you characterize your ADC	
NURR Image: Specific and for various for differences of the specific and for various for differences of the specific and the speci	Ŧ	-HĐ		and plot SNR, SEDR, THD, SNDR vs.	
NPR indication of the state of the st	S	SNDR.		$F_{\rm c}$ at a given E and for various Es at	
Image:	4	1PR		a fixed ratio of F. /F	
Image:	Æ	ATPR			J
INB INB   IRSBUT INB   Aperture uncertainty: Aperture uncertainty:   Aperture uncertainty: INB   Power Tot   Fod Institute uncertainty:   Spectfyltg and Testing ADCs Institestestestestestestestestestestestestest	H	<del>M2</del>			
Image:	H	M <del>3</del>			
RBW RBW   AperLure uncertainty Reprint resting and resting ADCs   Specifying and Testing ADCs Specifying and Testing ADCs	I	P3			
BR Aperure userations   Aperure delay Power   Fod Specifying and Testing ADCs   Specifying and Testing ADCs Specifying ADCs   Specifying ADCs Specifying ADCs	E	RBW			
Apeture neetaint Apeture delay   Power Total   Fod Specifying and Testing ADCs   Specifying and Testing ADCs Specifying and Testing ADCs   Specifying and Testing ADCs Specifying and Testing ADCs	Đ	SER			
	Д	Aperture uncertainty			
	А	Aperture delay			
<page-header></page-header>	F	Power			
<page-header><text><image/><section-header></section-header></text></page-header>	F	ъМ			
Assorted Analysis & Debugging Techniques			Specifyir	and Testing ADCs	
			Specifyin	and Testing ADCs	
			Specifyir	ng and Testing ADCs	
			Specifyir	ng and Testing ADCs	

# Analysis = Capture + DSP

Modern real-time oscilloscopes are sophisticated data capture and analysis systems

All the fancy features on a scope can be recreated in the lab with enough data, accuracy and programming expertise

Data analysis can be targeted specifically for parameter estimation of the ADC architecture under test



Specifying and Testing ADCs

105



Specifying and Testing ADCs









# **Examples Debug: Bias Mismatch Impact on DNL**











# **References: Private Communication**

**Bob Jewett** *"High Performance Data Converter Testing"* 

> **David Robertson** "An Introduction to Analog-to-Digital Converter Design"

> > Robert Neff Private Communication: Highspeed testing & BER testing

> > > Michael Flynn Private Communication: Highspeed testing & BER testing

> > > > **Un-Ku Moon & Boris Murmann**

Private Communication: Windowing effects in FFTs

125

Specifying and Testing ADCs





**The Data Conversion Handbook** Walt Kester (Editor) *Chapters 2,5* 



**Data Converters** Franco Maloberti *Chapters 2,9* 



IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters

IEEE Std 1241-2000



# References: 2 of 2

